Creating a Compiler Optimized Inlineable Implementation of Intel Svml Simd Intrinsics

Promyk Zamojski¹, Raafat Elfouly²
Mathematics and Computer Science Department/ Rhode Island College, RI
Email: ¹pzamojski_9958@email.ric.edu, ²relfouly@ric.edu

Abstract: Single Input Multiple Data (SIMD) provides data parallelism execution via implemented SIMD instructions and registers. Most mainstream computers architectures have been enhanced to provide data parallelism though SIMD extensions. These advances in parallel hardware have not been accompanied by the necessary software libraries granting programmers a set of functions that could work across all major compilers adding a 4x, 8x or 16x performance increase compared to standard SISD. Intel’s SVML library offers SIMD implementation of Math and Scientific functions that have never been ported to work outside of Intel's own compiler. An Open Source inlineable implementation would increase performance and portability. This paper illustrates the development of an alternative compiler neutral implementation of Intel's SVML library.

Keywords: Data Parallelism, SIMD Intrinsics, SVML, C++ Math Library, Computer Simulation, Scientific Math Library.

1. INTRODUCTION

Data parallelism occurs when one or more operations are applied repeatedly to several values. Generally programming languages sequential programming of scalar values. Single Input Multiple Data (SIMD) compiler intrinsics allow for operations to be grouped together which leads to an improved transistors per Floating Point Operations reducing power usage and overall modern SIMD capable CPUs. SIMD has some limitation because you cannot vectorize different functions with lots of if else statements easily. These limitation define SIMD Intrinsic programming to be almost a new programming paradigm within languages like C or C++. In most modern compilers the work of optimization can generally outperform many programmer tricks to generate optimal output. In the case of SIMD the compiler is smart enough to transform Vector/Arrays into optimized SIMD operations. The idea is simple, instead of computing one value of an array at a time your compute identical operation on all values able to fit into SIMD register. All data must be subject to the same processing. With the addition of compiler pragmas such as Intel® Cilk™ Plus[1], a programmer is able to force the compiler to work harder on specific parts of code to optimize data-parallelism. However this is not always the case since the compiler cannot re-order all scalar operation to parallel operations. It is possible to do conditional processing within SIMD however it requires some tricks the compiler does not understand how to implement from traditional scalar code. In the case where automatic vectorization is not an option there needs to be a library of fictions a programmer can target. This library should be portable enough to be able to port code write for this library to be able to be compiled by the main C/C++ compilers that support Intel Intrinsic such as GCC, CLANG and MSVC. Many Vendors have specified an API for Intrinsic such as Intel® short vector math library (SVML) [3] a software standard provided by Intel® C++ Compiler[4]. SVML functions can be broken down into 5 main category, Distribution, Division, Exponentiation, Round, Trigonometry and subcategories of __m128, __m128d, __m128i, __m256, __m256d, __m256i, __m512, __m512d, __m512i corresponding to vector data types. When implementing SVML functions the functions can be approximated using Approximation of Taylor series expansion in combination with bitwise manipulation of IEEE745 floating point representation [10],[11],[12]. Reference implementation of scalar version can be translated into SIMD version from Cephes library[2]. The output of the replacement functions can be tested and compared to output form SVML library provided in Intel® C++ Compiler[4].

ORGANIZATION

This paper is organized into four section, section one is the introduction. In section two we will talk about bitwise selection. In section three we will introduce the idea of fused multiply accumulator FMA. In section four we will talk about the implementation and its parts including sign preservation, exponentiation, trigonometry, and distribution functions. Conclusion and results are in section five.

2. BITWISE SELECTION

Due to the nature of SIMD functions operating entirely bitwise, sequential functionality must be considered and reworked for sequential implementation of some non-sequential/bitwise algorithms. This includes conditions where an algorithm can jump from one point of the stack-frame to a point in order to compute one value that would be common in SISD algorithms.

Figure 1: SIMD vs SISD Branching Problem

Bitwise selection occurs when vector bitmask is use to select values within vector. Vector bitmask produced when SIMD
comparative operation is used to compare 2 vectors resulting in mask of all 1 for true or mask of all 0 for false. Each mask corresponds to value held in vector position whose size allocated to each data types byte alignment.

```c
__m128 _mm_radian_asin_ps(__m128 a)
{
    __m128 y, n;
    p = _mm_cunge_ps, __m128_t(1);
    // If (a >= 1) Generates Mask 0xffffffff OR -0x0
    n = _mm_cmpeq_ps, __m128_minus_1(1);
    // If (a <= 0) Generates Mask 0xffffffff OR -0x0
    // 0xffffffff is TRUE
    // 0x0 is FALSE
    y = _mm_or_ps(y, _mm_andnot_ps(mask, y));
    y = _mm_or_ps(y, _mm_blendv_ps(y, __m128.Parcel, mask));
    return y;
}
```

Figure 2: SSE SIMD Branching example

```c
float _mm_blendv_ps(const __m128 s, const __m128 y, const __m128 mask)
{
    // Replace bit in a work bit vec when matching bit in mask is set:
    return _mm_or_ps(_mm_andnot_ps(mask, s), _mm_and_ps(s, y));
}
```

Figure 6: Bitwise selection example code

Once a programmer understand that bitwise selection masks are used in place of conditional statements the porting of existing C/C++ library become easier. The programmer would still have to account for inefficiency of computing all possible branches and corner cases which would later merge into the resulting SIMD vector. With this in mind unnecessary corner cases and redunancy within an algorithm should be evaluated as critical or noncritical to compute the final resulting value.

3. FMA INSTRUCTION SET

The FMA instruction set is an extension to the 128-bit and 256-bit Streaming SIMD Extensions instructions in the Intel Compatible microprocessor instruction set to perform fused multiply–add (FMA) There are two variants: FMA4 is supported in AMD processors starting with the Bulldozer (2011) architecture. FMA4 was realized in hardware before FMA3[6]. Ultimately FMA4[9] was dropped in favor to the superior Intel FMA3 hardware implementation. FMA3 is supported in AMD processors since processors since 2014. Its goal is to remove CPU cycles by combining multiplication and addition into one instruction. This would reduce the total execution time of an algorithm.

```c
__m128 _mm_blendv_ps(__m128 s, __m128 y, __m128 mask)
{
    // Replace bit in a work bit vec when matching bit in mask is set:
    return _mm_or_ps(_mm_andnot_ps(mask, s), _mm_and_ps(s, y));
}
```

Figure 6: Bitwise selection example code

4. IMPLEMENTATION

SVML compatible library start with the most commonly called functions falling under the family of libC math functions. Most implementations are portable form __m128 to __m128d, __m128 to __m256/ __m512 and __m128d to __m256d/ __m512d with minor changes to numerical constants and corresponding intrinsic for specific vector datatype. LibC Math functions are able to be adapted to SSE/AVX family of functions removing corner cases and optimizing using native SSE, AVX and FMA extensions to remove unnecessary CPU cycles for SIMD implementation of math functions.
Implementation of Rounding intrinsics are able to be mapped to existing SSE intrinsics and Integer Division are able to be unpacked into scalar operations and repacked into vectors and do not need implantation.

4.1 SIGN PRESERVATION

To handle conditional branching of preserving sign we must first implement a vector wide sign bit preservation functions returns a bitmask of the preserved sign mask.

\[
\_\text{m128\_sign\_mask\_ps}(a, b, c) = \_\text{mm_xor\_ps}(a, b, c) \cdot \_\text{mm_castps\_pd}(\_\text{mm_round\_ps}(\_\text{mm_castpd\_si128}(\_\text{mm_add\_pd}(a, b)), \_\text{mm_castpd\_si128}(\_\text{mm_sub\_pd}(a, b), c)))
\]

This will make any porting of standard C/C++ code to using Intel SIMD intrinsic much easier and more efficient at run time.

4.2 EXPONENTIAL

Starting with the \_m128 _mm_log_ps(_m128 a) function. This is done through shifting right the Mantissa bitwise to extract the exponent field AND the Inverse Mantissa Mask (~0x7F80000000000000) to extract the fraction field within the IEEE745 floating point representation.

\[
\text{Figure 9: 32-bit IEEE-745 floating point number}
\]

Once exponent bits are extracted the remaining approximation is made by approximation of Taylor series expansions pre-computed as constants set as the \_m128, \_m256 or \_m512 SIMD vector representation.

\[
\ln(1 + x) = x - \frac{x^2}{2} + \frac{x^3}{3} - \frac{x^4}{4} + \frac{x^5}{5} \ldots \\
\ln(1 + x) = \sum_{n=1}^{\infty} (-1)^{n+1} \frac{x^n}{n}
\]

For 64-bit versions of the Inverse Mantissa Mask remains the same however the Mantissa however the \_m128i_i32\_0xf7 representing 127 or 2\(^{127}\) representing

\[
\text{Figure 10: 64-bit IEEE-745 floating point number}
\]

exponent bit turns to \_m128i_i64\_0x400 representing 1024 or 2\(^{1024}\) for the 64-bit representation of IEEE-745 floating point representation. In the case of \_mm_cvtepi64_ps changed to \_mm_cvtepi64_pd for 64-bit version exist inside the AVX-512[5] standard though missing inside SSE family of functions. These missing functions are able to be back ported using SSE.

```
\_m128d _mm_cvtepi64_pd(_m128i_i64 a)
{ 
  a = _mm_add_epi64(a, _mm_castpd_si128(_m128d_Int64ToDoubleMagic));
  return _mm_sub_pd(_mm_castpd_si128(a), _m128d_Int64ToDoubleMagic);
}

\_m128i_i64 _mm_castpd_si128(_m128d_Int64ToDoubleMagic);
```

Figure 11: Convert 64-bit integers in to a 64-bit floating point (AVX-512 Backport)

\[
\_m128d\_Int64ToDoubleMagic \text{ numerical contrast represented by } (0x4337FFFFFE5B60600) \text{ or } (6.755399e+15)\text{ special value used to convert to and from 64-bit and double. Its range is from } -2^{51} \text{ to } 2^{51}\text{. This range reduction does not have any significant impact however adds a few CPU cycles by comparison to native AVX-512 implementation. In the case of the implementation for } \_m128\_mm_log2_ps(_m128 a) \text{ and } \_m128\_mm_log10_ps(_m128 a) \text{ call the ineligible intrinsic of } \_\text{mm_log_ps multiplied by numerical constants. In the case of } \_\text{mm_log2_ps log2(exp(1))} \text{ can be pre-computed into constant } (1.44269504088896341F) \text{ then multiplied by log(x) to produce correct output. In the case of } \_\text{mm_log10_ps log10(exp(1))} \text{ into constant } (0.4342944819032518F) \text{ then multiplied by } \_\text{mm_log_ps} \text{ to produce correct output. This method is the easiest to implement and does not add to many CPU cycles to the new functions since values are pre-computed and multiplied to an intrinsic called once. For the implementation of } \_\text{m128 _mm_logb_ps(_m128 a) the binary logarithm implementation takes the absolute value of the input of } \_\text{mm_log_ps} \text{ followed by passing the output to builtin SSE } \_\text{mm_floor_ps functions of the resulting value. The absolute value function just strips the sign bit example of absolute value implementation missing form SSE family.}

```
\_m128d _mm_logb_ps(_m128 a)
{ 
  a = _mm_add_epi64(a, _mm_castpd_si128(_m128d_Int64ToDoubleMagic));
  return _mm_sub_pd(_mm_castpd_si128(a), _m128d_Int64ToDoubleMagic);
}
```

Figure 12: SSE Absolute Value

For the implementation of \_m128 _mm_exp_ps(_m128 a) takes a similar approach to the logarithm functions. Implementation modified from Cephes where approximation is calculated from constants and extracting exponent bit. It returns \( e (2.71828\ldots) \) raised to the x power. Unfortunately Intel Never Implemented a SSE/AVX equivalent to X87/NPX instruction F2XM1[6] which calculates \( 2^{x.1} \) so an approximation is necessary for implementation.
In the 64-bit implementation it is the same as 32-bit implementation however the output of previous implementation of \( \text{exp} \) is multiplied \( \frac{1}{2} \) to account for doubling of precision. For the implementation of \_m128 \_mm_exp10_ps(_m128 a) the we can use the mathematical rule of \( \text{exp10}(x) = \text{exp}(x \cdot \log(10)) \) where \( \log(10) \) can be pre-computed into constant \((2.30258509299404568402F)\) then multiplied input value and the result of that put into \_mm_exp_ps(_m128 a) to produce correct output. This would work the same way for 64-bit version. In the case of \_m128 \_mm_exp2_ps(_m128 a) we could use the same rule \( \text{exp2}(x) = \text{exp}(x \cdot \log(2)) \). It is important to mention that it would not be appropriate to only rely on bitwise shifting in this implementation even though it results may in theory be equivalent to \( \text{exp}(x) \) however will not work in practice. In the case of the implementation of \_m128 \_mm_pow_ps(_m128 a, _m128 b) \[ x^y = x > 0, \exp(\log(x) \cdot y) \] (2) The input of base is passed into \_mm_abs_ps whose result is passed into \_mm_log_ps which is then multiple by floating point representation exponent with the result is passed into \_mm_exp_ps. This implementation is efficient enough even though it inline all of \_mm_log_ps and \_mm_exp_ps. This implementation appears likely to be slower than Intel’s SVML and can be further optimized however upon testing it is comparable to Intel’s implementation. An alternate version of power to calculate root can be implement as followed. \[ \sqrt[\text{root}]{\text{base}} = \begin{cases} \text{base} > 0, \exp(\log(\text{base}) / \text{root}) \\ \text{base} < 0, -\exp(\log(\text{base}) / \text{root}) \end{cases} \] (3) The sign is persevered with \_mm_preservesignbit_ps and the final output we use the \_mm_effectsignbit_ps to return the sign back to the final output. For the reciprocal exponent the \_mm_rcp_ps intrinsic which is 12-bit of accuracy or maximum relative error for this approximation is less than \( 1.5 \times 10^{-12} \). This level of precision is sufficient. For 64-bit version we back port \_mm_rcp14_ps intrinsic introduced in AVX-512. The AVX-512 version uses 14-bit of precision or maximum relative error for this approximation is less than \( 2^{-14} \). The back ported version uses the full range. An inverse version of the n\text{th} root function can then call the reciprocal intrinsic which then can be used to create a \_mm_cbrt_ps and \_mm_invcbirp_ps for 32-bit versions. In addition to \_mm_cbrt_pd and \_mm_invcbrt_pd for 64-bit versions. This would be done by passing a constant of 3 into the exponent parameter. In the cases of \_mm_svm1_sqrt_ps and \_mm_invsqrt_ps they are just alternate names for \_mm_sqrt_ps and \_mm_rsqrt_ps. Finally \_mm_exp1_ps just calls \_mm_exp_ps then subtract 1 from its result and \_mm_log1p_ps adds 1 to the input parameter. With Exponentiation library finished Trigonometry and Distribution versions of SVML are able to be implemented.

### 4.3 TRIGONOMETRY

From the trigonometry libraries we can use exponentiation library to implement hyperbolic trigonometry functions. In the implementation of \_m128 \_mm_sinh_ps(_m128 a) \[ \sinh(x) = \frac{e^x - e^{-x}}{2} \] (4) Value of \( \exp(x) \) can be processed held in a variable then the value of \( \exp(x) \) can be translated to reciprocal of \( \exp(x) \) using a builtin SSE reciprocal function. This eliminates unnecessary inline of 2 different \_mm_exp_ps. This reduces the amount of CPU cycles with no significant loss of accuracy. The value of \( \exp(x) \) and reciprocal \( \exp(x) \) are then subtracted then divided by constant of 2. This method of computing \( \sinh(x) \) only adds 2 additional operations to \_mm_exp_ps. In the implementation of \_m128 \_mm_cosh_ps(_m128 a) \[ \cosh(x) = \frac{e^x + e^{-x}}{2} \] (5) it follows the same process as \_mm_sinh_ps however it replaces the subtraction operation with addition resulting in the same level of efficiency. For the implementation of \_m128 \_mm_tanh_ps(_m128 a) \[ \tanh(x) = \frac{\sinh(x)}{\cosh(x)} = \frac{e^x - e^{-x}}{e^x + e^{-x}} = \frac{e^{2x} - 1}{e^{2x} + 1} \] (6) Value of \( \exp(2 \cdot x) \) can be processed held in a variable then the value is subtracted by constant of 1 for numerator. The denominator is computed by variable added to a contact of 1 by. The resulting numerator and denominator are then divided. This method of computing \( \tanh(x) \) only adds 3 additional operations to \_mm_exp_ps. For the implementation of \_m128 \_mm_tanhsps(_m128 a) \[ \arsinh(x) = \log(x + \sqrt{x^2 + 1}) \] (7) the value of \( x^2 + 1 \) will be computed using FMA \_mm_fmaadd_ps(x, x, \_m128_1) then the result of that will
be passed into built in _mm_sqrt_ps then added to input and finally passed to our exponentiation function _mm_log_ps. This implantation only using 3 additional operation to the inline _mm_log_ps function. In the implementation of _m128_mm_acosh_ps(_m128 a)

\[
\text{arcosh}(x) = \ln(x + \sqrt{x^2 - 1})
\]

(8)

is the same as _mm_asinh_ps however the value of \(x^2 + 1\) is replaced by \(x^2 - 1\) will be computed using FMA _mm_fnsqrt_ps(x, x, _m128 1) resulting in the same level of efficiency. When evaluating the implementation of _m128_mm_atanh_ps(_m128 a)

\[
\text{artanh}(x) = \frac{1}{2} \ln\left(\frac{1 + x}{1 - x}\right)
\]

(9)

\((1 + x / 1 - x)\) passed to our exponentiation function _mm_log_ps and multiplied by static constant of \(\frac{1}{2}\). This implantation only using 4 additional operation to the inline _mm_log_ps function. For the implementation of _m128_mm_hypot_ps(_m128 a, _m128 b)

\[
\text{hypot}(a, b) = \sqrt{a^2 + b^2}
\]

(10)

by using combination of built in SSE sqrt() in combination with FMA with SSE multiply _mm_fmadd_ps(a, a, _mm_mul_ps(b, b)) giving us the most performance outcome. For the implementation of _m128_mm_sin_ps(_m128 a) is a direct port of Cephes[2].

For implementations of _m128_mm_sin_ps(_m128 a), _m128_mm_cos_ps(_m128 a), and _m128_mm_tan_ps(_m128 a) multiply the input of _mm_sin_ps, _mm_cos_ps and _mm_tan_ps multiplied by static constant of \(\pi / 180\). In the implementation of _m128_mm_asin_ps(_m128 a) is also a port of Cephes[2].

The _m128_mm_sincos_ps(_m128 *mem_addr, _m128 a) implementation combines \(\sin()\) and \(\cos()\) functions into a single function combining redundant operation are computed using the same numerical constants. For the implementation of _m128_mm_tan_ps(_m128 a) direct port of Cephes[2].

1. preserve the sign and take the absolute value of the input as variable (a)
2. input ins multiplied by constant of \(4 / \pi\) and converted to integer stored as variable i0
3. \(i0 = (i0 + 1) + \text{comparison of} < \text{a and } 1/2 \) where \(i0\) becomes comparative mask
4. \(i1 = i0 + 1 \) and compared == 1 where \(i1\) becomes comparative mask
5. \(i0 = i0 + i1 \& 1 \) and \(i0\) holds the bitwise selection mask and is cast(Not)
6. \(i0 = \text{comparison back from \(0\) and \(1\) effectively truncating}
7. \(i1 = i0 + 2 \) and compared == 2 making \(i1\) a selection mask
8. \(i0 = i0 + 1 \) and \(i0\) becomes comparative mask
9. \(i1 = i0 + 2 \) and \(i1\) holds the bitwise selection mask and is cast(Not)
10. \(i0 = (i0 + 1) + \text{comparison of} < \text{a and } 1/2 \) where \(i0\) becomes comparative mask
11. \(i1 = i0 + 1 \) and \(i1\) holds the bitwise selection mask and is cast(Not)

Figure 15: Implementation of circular cos

For implementations of _m128_mm_sin_ps(_m128 a), _m128_mm_cos_ps(_m128 a), and _m128_mm_tan_ps(_m128 a) multiply the input of _mm_sin_ps, _mm_cos_ps and _mm_tan_ps multiplied by static constant of \(\pi / 180\). In the implementation of _m128_mm_asin_ps(_m128 a) is also a port of Cephes[2].

The implementation of _m128_mm_acos_ps(_m128 a) does not call _mm_acos_ps since that would have to be inlined 2 times creating a performance hit. Implementation used is based around the SunPro/Sun Microsystem version modified by Ian Lace Taylor of Cygnus of found adopted into many versions of libc such as NewLib[7].

1. input is variable of a
2. \(p = \text{exponent of } a\) and \(e\)
3. \(b = \text{comparison of } a \) and \(1\)
4. \(m = \text{sign} \_m128 0x80000000\)
5. \(p = \text{sign} \_m128 0x80000000\)
6. \(z = (z \_m128 \_mm_acos_ps(a))\) and \(z\) is selected using mt
7. \(s = \text{selection of} \_m128 \_mm_acos_ps(a)\) and \(s\) is selected using mt
8. \(a = (a \_m128 \_mm_acos_ps(a))\) and \(a\) is selected using mt
9. \(z = \text{sign of } a\) and \(z\) is selected using mt
10. \(s = \text{sign of } a\) and \(s\) is selected using mt
11. \(a = \text{comparison of } a \) and \(1\)
12. \(z = \text{sign of } a\) and \(z\) is selected using mt
13. \(s = \text{sign of } a\) and \(s\) is selected using mt
14. \(z = \text{sign of } a\) and \(z\) is selected using mt
15. \(a = \text{comparison of } a \) and \(1\)

Figure 16: Implementation of circular tan

Figure 17: Implementation of circular arcsin

www.ijeais.org/ijaer

10
In the implementation of \_m128 \_mm\_atan\_ps(\_m128 a)
ports from Cephes Inverse circular tangent.

1. preserve the sign and take the absolute value of the input as variable (a)
2. \(w = \text{comparator } a > \tan \left( \frac{\pi}{8} \right)\)
3. \(z = \text{comparator } a > \tan \left( \frac{3\pi}{8} \right)\)
4. \(y = (w \& PE(2)) \&(z \& PE(4))\)
5. \(w = (w \& -1/a) \| (z \& (a-1) \times 1/(a+1))\)
6. \(a = (t \& (a \times a))\)

![Figure 19: Implementation of circular arctan](image)

Our \_m128 \_mm\_atan\_ps(\_m128 a, \_m128 b)
implementation calling \_mm\_atan\_ps(a/b) checking for all relevant corner cases. Implementing \_mm\_atan\_ps before \_mm\_atan\_ps\_2 instead of using \_mm\_atan\_ps\_2(a, \_m128 1) to implement \_mm\_atan\_ps is generally faster avoiding computing unnecessary corner cases inherited from \_mm\_atan\_ps\_2. total corner case checking adds 11 extra instructions from \_mm\_atan\_ps.

1. first input will be known as (a) and second will be known as (b)
2. \(w1 = \text{comparator } b < 0\)
3. \(y1 = \text{comparator } a < 0\)
4. \(w2 = \text{comparator } b == 0\)
5. \(y2 = \text{comparator } a == 0\)
6. sign is preserved on y
7. \(z = \text{atan}(a/b)\)
8. \(w1 = w + z\)
9. \(y = \text{sign}(y)\)
10. return selection of w and y using w2

![Figure 20: Implementation of circular arctan2](image)

### 4.4 DISTRIBUTION

For the implementation of distribution functions is entirely dependent on \_mm\_exp\_ps. In the implementation of the Gauss error function \_m128 \_mm\_erf\_ps(\_m128 a)

\[
erf(x) = \frac{1}{\sqrt{\pi}} \int_{-x}^{x} e^{-t^2} dt
\]

approximation uses the Milton Abramowitz & Irene A. Stegun Handbook of Mathematical Functions (7.1.26) [8].

1. \(e_x = e^{-x^2}\)
2. \(t = e_x\)
3. \(y = \text{sign}(x)\)
4. \(e_y = \text{sign}(x)\)
5. return \(y\) to return approximation of erf

![Figure 21: Implementation of erf](image)
Implementation of __m128 __mm_erfc_ps(__m128 a) subtracts static constant of 1 by the __mm_erf_ps. For implementation of __m128 __mm_erfinv_ps(__m128 a) inlines the __mm_erf_ps, __mm_log_ps and __mm_exp_ps making the implementation one of the lesser efficient implantation open to improvement. However it is still faster than Intel’s implementation.

1. sign of input is preserved and absolute value of input taken
2. x = (((0.109588159 * input) + 0.016152532) * input) / 2.118817897; (input) = i)
3. y1 = (-1 - exp(-input)) / 2
4. x2 = (((0.523813993, y1) + 1.810594765) * y1) - 1.8212552 * y1) - 1.978686566 / ((input))
5. return ((exp(-y1) - y1) - 1.57079245) / ((((((0.012229801 * input) + 1.6143722) * input) + 10.3275911 * x) * input) + 1.970840454)/ ((((((1.061405429 * t) - 1.442710462) * t) + 1.453152027)*t) + 1.442710462) * t)
6. return the sign back to x as well as input
7. r3 = (rx - (exp(-x)) - x)/2(sign(y1) * exp(y1) - y1))
8. return (1 - y)/2 to approximate cdfnorm;

Figure 22: Implementation of erfinv

For implementation of __m128 __mm_erfinv_ps(__m128 a) static constant of 1 is subtracted from the input of __mm_erfinv_ps. For implementation of __m128 __mm_cdfnorm_ps(__m128 a) also known as the $\Phi(x)$ or phi(). The function is the cumulative density function of a standard normal (Gaussian) random variable. It is closely related to the error function $erf(x)$ and approximation uses the Milton Abramowitz & Irene A. Stegun Handbook of Mathematical Functions (7.1.26) [8].

1. Save the sign of input
2. x = input (sqrt(2))
3. t = 1/(1 + 0.3275911 * x)
4. y = 1.970840454 * y1) + 3.543889200)* y1) + 1)
5. return the sign of input to y
6. return (1 + y)/2 to approximate cdfnorm;

Figure 23: Implementation of cdfnorm

int the case of the implementation of __m128 __mm_cdfnorminv_ps (__m128 a) inlining the __mm_erfinv_ps using the equation (sqrt(2) * (2 * erfinv(2 * x) - 1))/ 2 adding 5 additional operations.

APPENDIX

For Implementation details refer to Promyk Zamojski, SuperSIMD library source code.

https://bitbucket.org/pzam/supersimd/src
SuperSIMD/include/constants/ SuperSIMD/include/svml/

5 RESULTS

Compiler Optimized Inalienable Implementation of Intel’s SVML SIMD Intrinsic are able to gain a (3% - 12%) in performance and efficiency though the reduction of CPU Cycle overhead is majority of cases. The new implementation has a less than 0.0276% numerical inaccuracy due to rounding error when compared to Intel’s implantation of SVML. A 4x(newer)-10x(older) performance gain to libC SISD implementation.

CONCLUSION

In conclusion the Open Source Compiler Optimized Inalienable Implementation of Intel’s SVML SIMD Intrinsic are a satisfactory alternate when software requirement calls for the use of other compilers outside of Intel’s C++. Future work will include support for other architectures and additional functionality such as ARM and AMD.

REFERENCES

and FMA4 Instructions
https://support.amd.com/TechDocs/43479.pdf
[10] Malossi, A. Cristiano I. Ineichen, Yves. Bekas,
Costas. Curioni, Alessandro. 2015/01/19 Fast Exponential
Computation on SIMD Architectures
Functions Using Intel's Sse2
[12] Kretz, Matthias 2015/10/16 Extending C++ for
Explicit Data-Parallel Programming via SIMD Vector Types